openfive

SiFive HBM2/2E IP Subsystem – Features and Implementation – OpenFive

past webinar

Watch Now

SiFive HBM2/2E IP Subsystem – Features and Implementation - OpenFive
SiFive HBM2/2E IP Subsystem – Features and Implementation – OpenFive

Overview

In this webinar you will learn more about the features of the HBM2/2E IP subsystem and how to implement the IP in an SoC. We’ll also address the market applications for HBM2/2E IP. OpenFive’s HBM2/2E IP subsystem solution is architected and designed to provide the highest performance and flexibility for integrating high bandwidth memory (HBM) directly into next-generation ASIC and 2.5D SoC system-in-package (SiP) solutions. It supports the HBM2/2E JEDEC specification for a multitude of foundry technology nodes.

Key Learnings

  • Features of the HBM2/2E IP subsystem
  • Implementation guidelines for 2.5D SoC SiP
  • Market applications and other details

Target Audience

AI chip designers, DRAM memory controller designers, high-speed interface IP designers, IP application engineers, IP architects and system engineers.

Speakers

  • Ketan Mehta, Director, SoC IP Product Marketing, SiFive, Inc.
  • Pranav Kale, Staff Engineer, SoC IP Engineering, SiFive, Inc.
  • Ritam Das Adhikari, Manager, SoC IP Applications, SiFive, Inc

Moderator

Michael Gianfagna, Analyst, SemiWiki

Overview

In this webinar you will learn more about the features of the HBM2/2E IP subsystem and how to implement the IP in an SoC. We’ll also address the market applications for HBM2/2E IP. OpenFive’s HBM2/2E IP subsystem solution is architected and designed to provide the highest performance and flexibility for integrating high bandwidth memory (HBM) directly into next-generation ASIC and 2.5D SoC system-in-package (SiP) solutions. It supports the HBM2/2E JEDEC specification for a multitude of foundry technology nodes.
217

Key Learnings

  • Features of the HBM2/2E IP subsystem
  • Implementation guidelines for 2.5D SoC SiP
  • Market applications and other details

Target Audience

AI chip designers, DRAM memory controller designers, high-speed interface IP designers, IP application engineers, IP architects and system engineers.

Speakers

  • Ketan Mehta, Director, SoC IP Product Marketing, SiFive, Inc.
  • Pranav Kale, Staff Engineer, SoC IP Engineering, SiFive, Inc.
  • Ritam Das Adhikari, Manager, SoC IP Applications, SiFive, Inc

Moderator

Michael Gianfagna, Analyst, SemiWiki

Register

We encourage you to invite your friends and colleagues for attending this webinar.

Overview

In this webinar you will learn more about the features of the HBM2/2E IP subsystem and how to implement the IP in an SoC. We’ll also address the market applications for HBM2/2E IP. OpenFive’s HBM2/2E IP subsystem solution is architected and designed to provide the highest performance and flexibility for integrating high bandwidth memory (HBM) directly into next-generation ASIC and 2.5D SoC system-in-package (SiP) solutions. It supports the HBM2/2E JEDEC specification for a multitude of foundry technology nodes.

Key Learnings

  • Features of the HBM2/2E IP subsystem
  • Implementation guidelines for 2.5D SoC SiP
  • Market applications and other details

Target Audience

AI chip designers, DRAM memory controller designers, high-speed interface IP designers, IP application engineers, IP architects and system engineers.

Speakers

  • Ketan Mehta, Director, SoC IP Product Marketing, SiFive, Inc.
  • Pranav Kale, Staff Engineer, SoC IP Engineering, SiFive, Inc.
  • Ritam Das Adhikari, Manager, SoC IP Applications, SiFive, Inc

Moderator

Michael Gianfagna, Analyst, SemiWiki

SiFive HBM2/2E IP Subsystem – Features and Implementation - OpenFive

Overview

In this webinar you will learn more about the features of the HBM2/2E IP subsystem and how to implement the IP in an SoC. We’ll also address the market applications for HBM2/2E IP. OpenFive’s HBM2/2E IP subsystem solution is architected and designed to provide the highest performance and flexibility for integrating high bandwidth memory (HBM) directly into next-generation ASIC and 2.5D SoC system-in-package (SiP) solutions. It supports the HBM2/2E JEDEC specification for a multitude of foundry technology nodes.

Key Learnings

  • Features of the HBM2/2E IP subsystem
  • Implementation guidelines for 2.5D SoC SiP
  • Market applications and other details

Who should attend?:

AI chip designers, DRAM memory controller designers, high-speed interface IP designers, IP application engineers, IP architects and system engineers.

Speakers

  • Ketan Mehta, Director, SoC IP Product Marketing, SiFive, Inc.
  • Pranav Kale, Staff Engineer, SoC IP Engineering, SiFive, Inc.
  • Ritam Das Adhikari, Manager, SoC IP Applications, SiFive, Inc

Moderator

Michael Gianfagna, Analyst, SemiWiki

REGISTER

This webinar is offered at three different times. Register for the time that works best for you.

Register Now

Register Now

Register Now

PHP Code Snippets Powered By : XYZScripts.com